In this article, an analytical predictive model of interface charge traps in symmetric, long-channel doublegate, junctionless transistors (JLTs) is proposed based on a charge-based model. Interface charge traps arising from exposure to chemicals, high-energy ionizing radiation, or aging mechanism could degrade the charge-voltage characteristics. The model is predictive in a range of temperatures from 77 to 400 K. The validity of the approach is confirmed by extensive comparisons with numerical technology computer-aided design (TCAD) simulations in all regions of operation from deep depletion to accumulation and from linear to saturation. Index Terms-Aging effects, biosensors, charge-based model, double-gate junctionless field-effect transistor (DG JLFET), interface traps, ionizing radiation, temperature.
When a MOSFET is exposed to high-energy ionizing radiation, deep trap states are generated in the bulk oxide or near the Si/oxide interface. The process of trap generation depends on the temperature, the applied electric field, and the oxide thickness [4] , [5] . The aging mechanism in MOS technologies is also a common cause for trap creation at the Si/oxide interface [6] , [7] . These interface traps could degrade the performance of MOS devices.
Modeling the effect of radiation on inversion mode MOSFETs was already addressed in [8] , but that model is not appropriate for junctionless devices. The influence of interface charge traps on biosensor junctionless devices was discussed in [3] .
Thus, in order to account for ionizing radiation, stress-induced defects, and the effect of interface charge traps on JLFETs in a simple and compact model compatible approach, we propose analytical expressions for modeling the interface charge traps in a double-gate JLFET (DG JLFET), and we also include the effect of temperature from 77 to 400 K. This model relies on the charge-based approach in [9] , where we derive an equivalent gate-source voltage (V gs ) to take into account the effect of interface charge traps. This is quite different from former developments [3] . We study the behavior of current-voltage characteristics and derive an analytical solution for the subthreshold swing (SS). This approach will be validated with technology computer-aided design (TCAD) simulations, including the temperature.
II. GATE VOLTAGE SHIFT IN THE PRESENCE OF INTERFACE TRAPS IN JLFETS
As mentioned earlier, high-energy radiation and aging are responsible for ionization damage in the form of oxide charge traps (Q ot ) and interface charge traps (Q it ). Traps close to the Si/oxide interface can be charged positively, negatively, or neutral. These charge states depend on their energy level with respect to the mid-gap energy and the Fermi level. When the energy level of the trap is above the midgap, it behaves as an acceptor-like trap, and when below the midgap, it behaves like a donor-like trap [10] , [11] . A donorlike trap with an energy level above the Fermi level will be positively charged by emitting an electron and neutral if its energy is below the Fermi level. Conversely, an acceptor-like trap with an energy level above the Fermi level is electrically neutral and will be negatively charged by trapping an electron if its energy is below the Fermi level [3] , [10] . Hence, 0018-9383 c 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. interface charge traps are amphoteric and their behavior as donors or acceptors depends on their energy in the band-gap [3] , [8] . Fig. 1 (a) shows the energy diagram of an n-type DG JLFET at flat band voltages. As explained earlier, the donorlike traps are completely filled, but the acceptor-like traps are partially filled. Hence, we have negative charges at the Si/oxide interface. Fig. 1 (b) demonstrates the energy diagram of a p-type DG JLFET at flat band voltages. Acceptor-like traps are completely empty and donor-like traps are partially filled, resulting in positive charges at the interface.
The interface charge density Q it is obtained by integrating the trap-state density D it (E) times the trap occupation probability f (E) over the band-gap energy [11] 
We consider an n-type, long-channel, symmetric DG JLFET [as shown in Fig. 1 (c)] with doping density N D , channel width and length of W and L g , respectively, channel thickness T sc , and gate oxide thickness t ox . The total charge in the semiconductor, Q sc , is related to the potential which drops across the gate capacitor
where φ ms denotes the difference between the work function of metal and the work function of an intrinsic semiconductor and Q T represents the trap charge density including the interface charge traps and the oxide charged traps i.e., Q T = Q it + Q ot . We rewrite (2) as follows:
The surface potential depends only on the charge density in the silicon channel (Q sc ). Hence, by imposing the same charge in the semiconductor, the gate potential in the case where there is no trap i.e., Q T = 0 will be
Therefore, according to (3) and (4), traps are responsible for a gate-source voltage shift (V GS ) equal to −Q T /C ox . As is expected, two contributions are evidenced
The oxide charge traps are supposed to have a fixed charge density (i.e., they are not affected by the potentials), meaning that they would merely shift the electrical characteristics by a constant value −Q ot /C ox . Therefore, without loss of generality, we propose to focus on the effect of Q it on the electrical characteristics. Because of the continuum nature of trap energy levels, (1) has no analytical solution. Thus, we first investigate the single-level interface traps, then include the common exponential trap energy level distribution.
III. SINGLE ENERGY LEVEL TRAPS
We assume an n-type DG JLFET and consider acceptor-like interface traps with density (N it ) per unit area at E it , which is the energy of a single interface charge trap. Hence, for a single trap
The occupation probability of an acceptor-like trap with an energy level E it is determined by [8] f
Here, we assume the degeneracy factor to be equal to 1.
where ψ s = −(E i − E f )/q is the surface potential, V ch is the quasi-Fermi potential, and U T = k B T /q is the thermal voltage.
Following the derivation of the charge-based model for DG JLFETs developed in [9] and [10] , we have the following two relationships which link the surface potential (ψ s ) and the center potential (ψ 0 )
where n i is the intrinsic carrier concentration and si is the permittivity of silicon. E s is the surface electric field which equals Q sc /2 si . Hence, Q sc , the semiconductor's total charge density can be linked to the surface and center potentials, and we can write
A. Depletion Mode
In the depletion mode, the potential at the center is larger than the potential at the surface, which leads to a positive charge in the semiconductor (Q sc ≥ 0). Hence, the exponential term in (10) is much smaller than the second term, and therefore the relation (10) can be approximated with
By substituting (9) in (11), the surface potential in the depletion mode is obtained with respect to the total charge density
where α and β are
where Q f = q N D T si and C si = si /T sc . Unlike oxide charge traps, interface charge traps can cause a gate-source voltage shift that depends on the total charge density. By introducing (12) in (7) and then in (5) (with Q ot = 0), the gate-source voltage shift is given by
where η = exp(E t −i /k B T ). Hence, the total charge density of the semiconductor becomes
where we define the effective gate voltage as V * GS = V GS − φ ms . By solving relationships (15) and (16), the total charge density of the semiconductor and the mobile charge density Q m = Q sc − Q f are obtained. It is worth mentioning that when there are no traps i.e., Q T = 0, V GS is zero and the relationship (16) gives back the general relationship derived in [9] and [10] .
B. Threshold Voltage Shift
Unlike inversion mode MOSFETs, the definition of threshold voltage (V th ) in JLTs is not obvious. However, there are some definitions of threshold voltage for JLTs. One of these defines the threshold voltage as the gate potential which cancels the mobile charge density (Q sc = Q f ) when the logarithmic term in (16) , i.e., β is neglected [10] . Hence, α at the threshold takes a simple form
Under these assumptions, the threshold voltage shift is
C. Accumulation Mode
In the accumulation mode, the second term in (5) is always smaller than the exponential term. Therefore, the second term in accumulation can be omitted. In addition, in accumulation, the center potential remains close to the value it takes in the flat-band condition [10] 
Thus, the relation (10) can be simplified to
Hence, the surface potential in the accumulation mode is derived, and is a function of the total charge density
where β is defined as
Introducing (21) in (7) and then in (5) (with Q ot = 0) results in the gate-source voltage shift in the accumulation mode
and the total charge density in the semiconductor in the accumulation mode becomes
Comparing (15) with (23), we notice that V GS is given by the same relationship for both regions of operation, an unexpected, but very interesting result, which can be summarized as follows:
This implies that the mobile charge density satisfies a generic relationship To confirm the validity of this model, we performed simulations with SILVACO TCAD software, assuming a double gate JLFET with 1-μm channel length and 10-nm silicon thickness. The doping density and oxide thickness were set, respectively, to N D = 5E16 cm −3 and 1.5 nm.
Here, the single energy level has been activated for the traps. The interface trap density is set to N itc = 1E12 cm −2 . The mobile charge density versus effective gate voltage, which are obtained from TCAD simulations and the model, is depicted in Fig. 2(a) . Lines and symbols have been used for the analytical model and TCAD simulations, respectively. Both linear and logarithmic representations of the analytical model demonstrate a full agreement with TCAD simulations.
D. Drain Current
Since we have analytical relationships for mobile charge density in depletion and accumulation modes, we can use both analytical charge-based model described in [9] and explicit relationships which are derived in [12] for obtaining drain current. To assess this model with TCAD simulations, we have used explicit relationships and we recall them here. Thus, for the drain current in the depletion mode, we have the following equation from [12] :
and for the accumulation mode [12] 
where μ is the free carrier mobility. If we define the hybrid channel when some part of the channel, near the source contact, is in accumulation and the other part, near the drain, is in depletion, we can write the drain current as follows [12] :
In this article, μ is assumed constant along the channel and the width of the device is set to 1 μm.
By solving (26) and introducing it in (27)-(29), the drain current is obtained. The drain current versus the effective gate voltage at V DS = 10 mV and V DS = 1 V for the trap energy levels E t −i = 0 eV and E t −i = 0.2 eV has been plotted in Fig. 2(b) and (c). The results of the model are compared with TCAD simulations using the same parameters and they show a good agreement in both linear and exponential representations.
The black dashed line in all the figures depicts the case in which the density of traps is zero i.e., without traps. In order to make the effect of interface traps more clear, gate voltage shift due to the interface traps as a function of effective gate voltage for different values of energy levels is shown in Fig. 3(a) . The agreement between the analytical model and TCAD simulations is excellent in both depletion and accumulation modes. It is observed from the plot that V GS for above the flat band voltage does not depend on E t −i , and it can be simplified to V GS = q N it /C ox .
E. Subthreshold Swing
SS degradation is another important effect of interface charge traps, as they implicitly change the charge density with voltages. In the subthreshold regime, saturation is reached at low drain-to-source voltages (about 4U T ). By assuming that the mobile charge density at low V DS is almost constant along the channel from source to drain, the current can be approximated by
and the SS becomes where ∂ V GS /∂ Q m derived from (26)
where γ = ∂γ /∂ Q m . Since the device operates in subthreshold, according to the relation (25), γ is equal to αβ and γ /γ becomes
Next, introducing (33) in (32) and then substituting in (31), the SS becomes an explicit function of the mobile charge density
To extract the maximum SS (SS max ), we propose to introduce some approximation in (34). Since Q m is negligible in the subthreshold, we can ignore Q m /(2Cox) and assume that Q m γ /γ is close to unity
Thus, SS peaks when γ = η
Interestingly, the largest value of the subthreshold slope is closely related to the density of interface traps. SS degradation induced by the presence of interface traps can be observed in Fig. 2 . To make this effect more clear, the SS as a function of effective gate potential for different values of E t −i and N it for both the analytical model and TCAD simulations is plotted in Fig. 3(a) and (b) . The agreement between the analytical solution and the TCAD simulations is evidenced.
IV. EXPONENTIAL TRAP ENERGY LEVEL DISTRIBUTION
So far, only the considered discrete energy trap levels have been discussed. Although these are instructive, they are not representative of real devices. Admittedly, real devices exhibit an exponential distribution of trap energy in the bandgap, commonly designed as the U-shaped distribution [13] .
Since we assume an n-type device, only interface traps whose energies are above the midgap are considered. In addition, according to the TCAD models, the maximum in the acceptor-like density that lies at the conduction band edge. Hence, the charge density of traps can be written as
where N itc is the density of acceptor-like states in the exponential distribution at the conduction band edge and E d specifies the characteristic decay energy.
To calculate the trapped charge density, we rely on the same model discussed in Section III valid for single trap energy levels, where we simply propose to replace N it and E t −i with averaged parameters N * it and E *
(38) The analytical approach is compared with TCAD simulations, as shown in Fig. 4 . Using N itc = 4 × 10 13 cm −2 and E d = 0.035 eV, as reported in [3] , by adjusting the averaged parameters, N * it = 1.5e12 cm −2 and E * t −i = 0.592 eV. These values fit quite well with TCAD results. Interestingly, these parameters which were "extracted" at room temperature still give accurate results when changing the temperature. Fig. 4 illustrates the drain current versus the effective gate potential at V DS = 10 mV and V DS = 1 V for an exponential distribution of interface trap energy. Since the maximum density of interface traps happens close to the conduction band edge, their impact on the electrical characteristic is evidenced at relatively high gate potentials, otherwise the traps remain unoccupied.
V. ASSESSMENT OF THE MODEL FROM 77 TO 400 K
In some applications, low-temperature operation is necessary and present many advantages such as a steeper subthreshold slope [14] [15] [16] . Having an analytical model covering a wide range of temperature operation is, therefore, a big advantage.
In this section, we assess the model for various temperatures ranging from 77 to 400 K (note that we have used Boltzmann statistics only). For simplicity, we also assume a constant mobility, given that this will mainly act as a scaling factor for the current, but will have almost no impact on the electrostatics, i.e., on the conclusions of this section [17] . According to [18] , the mobility at low temperatures changes with respect to the mobile charge density. This effect could be introduced in the proposed model at the correction to the current; however, the conclusions on the trap charge distribution will remain the same. In addition, this would require introducing fitting parameters, which would weaken our physics-based analysis.
The intrinsic carrier concentration for the temperatures used in this section are n i = 4.39e-13 m −3 , 1.18e11 m −3 , and 6.16e18 m −3 at T = 77, 200, and 400 K respectively. Fig. 5 depicts the mobile charge density versus the effective gate voltage at T = 77, 200 K, and 400 K for single trap energy levels E t −i = 0 eV and E t −i = 0.2 eV. For the range of mobile charge density considered, which is depicted in Fig. 5 , different trap energy levels behave in the same way at 77 K. Indeed, for those energy levels, the traps do not change their charge states. The results confirm an excellent agreement between the analytical model and TCAD simulations.
Finally, we also assessed the validity of the model for the more realistic case of an exponential energy trap distribution at T = 77, 200, and 400 K. These are shown in Fig. 6 , where the drain current versus the effective gate voltage is plotted at V DS = 10 mV and V DS = 1 V. Interestingly, the averaged parameters, i.e., N * it and E * t −i do not need to be modified, meaning that the model that we have presented is quite predictive (note that we anticipate that for lower temperatures i.e., 4.2 K, the roots of the model would have to be revised introducing Fermi-Dirac statistics, and possibly 2-D density of states).
VI. CONCLUSION
An analytical charge-based model for symmetric DG JLFETs with interface charge traps was developed. The model incorporates the impact of radiation and aging degradation on dc electrical characteristics of DG JLFETs by proposing an equivalent gate-source voltage. A detailed study of the interface charge traps and their influence on the device performance is carried out. Both the single energy level and exponential distribution energy levels for interface traps have been investigated. In particular, the SS degradation in the presence of single-level interface charge traps has been modeled accurately. We also included the impact of temperature from 77 to 400 K, a very important aspect for cryogenic applications. The model has been compared to TCAD simulations with an excellent agreement in all regions of operation from deep depletion to accumulation and linear to saturation.
